

N-Channel Logic Level Enhancement Mode Field Effect Transistor


Product Summary:

	N-CH-Q1	N-CH-Q2
V _{DSS}	30V	30V
R _{DS(on)} (MAX.)	9mΩ	9mΩ
I _D	16A	16A

N Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
			Q1	Q2	
Gate-Source Voltage		V _{GS}	±20	±20	V
Continuous Drain Current	T _C = 25 °C	I _D	16	16	A
	T _C = 100 °C		12	12	
Pulsed Drain Current ¹		I _{DM}	64	64	
Avalanche Current		I _{AS}	16	16	
Avalanche Energy	L = 0.1mH, R _G =25 Ω	E _{AS}	12.8	12.8	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	6.4	6.4	
Power Dissipation	T _C = 25 °C	P _D	25	25	W
	T _C = 100 °C		10	10	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL		TYPICAL	MAXIMUM		UNIT
	R _{θJC}	Steady State				
Junction-to-Case	R _{θJC}	Steady State		5	5	°C / W
Junction-to-Ambient	R _{θJA}	Steady State		90	90	
	R _{θJA}	t ≤ 10 s		50	50	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

R_{θJA} when mounted on a 1 in² pad of 2 oz copper.



ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT	
			MIN	TYP	MAX		
STATIC							
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	Q1	30		V	
			Q2	30			
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	Q1	1.2	1.8	2.5	
			Q2	1.2	1.8	2.5	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	Q1			±100	nA
			Q2			±100	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 24V, V _{GS} = 0V	Q1			1	μA
			Q2			1	
		V _{DS} = 20V, V _{GS} = 0V, T _J = 125 °C	Q1			25	
			Q2			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	Q1	16			A
			Q2	16			
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 13A	Q1		7.7	9	mΩ
			Q2		7.7	9	
			Q1		11	13	
			Q2		11	13	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 13A	Q1		18		S
			Q2		18		
DYNAMIC							
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz	Q1		959		pF
			Q2		959		
Output Capacitance	C _{oss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz	Q1		138		pF
			Q2		138		
Reverse Transfer Capacitance	C _{rss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz	Q1		83		pF
			Q2		83		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz	Q1		2.0		Ω
			Q2		2.0		
Total Gate Charge ^{1,2}	Q _g (V _{GS} =10V)	V _{DD} = 15V, V _{GS} = 10V, I _D = 13A	Q1		13.7		nC
			Q2		13.7		
	Q _g (V _{GS} =4.5V)		Q1		6.8		



			Q2		6.8		
Gate-Source Charge ^{1,2}	Q _{gs}	V _{DD} = 15V, V _{GS} = 10V, I _D = 13A	Q1		3.5		
			Q2		3.5		
Gate-Drain Charge ^{1,2}	Q _{gd}		Q1		2.3		
			Q2		2.3		
Turn-On Delay Time ^{1,2}	t _{d(on)}		Q1		10		nS
			Q2		10		
Rise Time ^{1,2}	t _r	V _{DD} = 15V, I _D = 1A, V _{GS} = 10V, R _{GS} = 2.7Ω	Q1		15		
			Q2		15		
Turn-Off Delay Time ^{1,2}	t _{d(off)}		Q1		20		
			Q2		20		
Fall Time ^{1,2}	t _f		Q1		15		
			Q2		15		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_c = 25 °C)							
Continuous Current	I _s		Q1		16		A
			Q2		16		
Pulsed Current ³	I _{SM}		Q1		64		
			Q2		64		
Forward Voltage ¹	V _{SD}	I _F = 13A, V _{GS} = 0V I _F = 13A, V _{GS} = 0V	Q1		1.3		V
			Q2		1.3		
Reverse Recovery Time	t _{rr}	Q1 I _F = 13A, dI _F /dt = 100A / μS	Q1		12		nS
			Q2		12		
Reverse Recovery Charge	Q _{rr}	Q2 I _F = 13A, dI _F /dt = 100A / μS	Q1		14		nC
			Q2		14		







¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.






²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

EMC will review datasheet by quarter, and update new version.







Q1 TYPICAL CHARACTERISTICS












Q2 TYPICAL CHARACTERISTICS





Ordering & Marking Information:

Device Name: EMB09A03VP for Asymmetric Dual DFN3.0X3.0-08



EMB09A03VP: Device Name

ABCDEF G: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)

DEFG: Serial No.

Outline Drawing




Dimension in mm

Dimension	A	A1	b	c	D	D1	E	E1	E2	e	L	K	K1	K2
Min.	0.70	0.00	0.35		2.90	2.30	2.90	0.89	0.42		0.27			
Typ.	0.75		0.40	0.203	3.00	2.40	3.00	0.99	0.52	0.65	0.32	0.35	0.06	0.25
Max.	0.80	0.05	0.45		3.10	2.50	3.10	1.09	0.62		0.37			




Recommended minimum pads





◆ Tape&Reel Information: 5000pcs/Reel



產品別	DFN 3.0X3.0-08
Reel 尺寸	13"
編帶方式	
前空格	50
後空格	50
裝箱數	
滿捲數量	5K
捲/內盒比	1 : 1
內盒滿箱數	5K
內/外箱比	10 : 1
外箱滿箱數	50K